Engineering 2D Material Exciton Line Shape with Graphene/h-BN Encapsulation
Mapping the Antiparallel Aligned Stripe Domain Rotation by Microwave Exci...
Design and Simulation of Silicon-Based Tunable External Cavity Diode Lase...
 US2Mask: Image-to-mask generation learning via a conditional GAN for ca...
High-Performance All-Dielectric Metasurface for Quadruple Fano Resonance-...
Polarization Characteristics of Vertical Cavity Surface Emitting Laser wi...
Comparative Transcriptome Analysis Reveals the Light Spectra Affect the G...
Freezing and thawing of cells on a microfluidic device: a simple and time...
Ultra-stable and low-divergence high-power antimonide light emitters with...
Demonstration of a 700 W x 2 ports single-stage all-fiber nanosecond ampl...
官方微信
友情链接

Gate-compatible circuit quantum electrodynamics in a three-dimensional cavity architecture

2024-04-01


Xia, Zezhou; Huo, Jierong; Li, Zonglin; Ying, Jianghua; Liu, Yulong; Tang, Xin-Yi; Wang, Yuqing; Chen, Mo; Pan, Dong; Zhang, Shan; Liu, Qichun; Li, Tiefu; Li, Lin; He, Ke; Zhao, Jianhua; Shang, Runan; Zhang, Hao Source: Physical Review Applied, v 21, n 3, March 2024;

Abstract:

Semiconductor-based superconducting qubits offer a versatile platform for studying hybrid quantum devices in circuit quantum electrodynamics (QED) architecture. Most of these circuit QED experiments utilize coplanar waveguides, where the incorporation of dc gate lines is straightforward. Here, we present a technique for probing gate-tunable hybrid devices using a three-dimensional (3D) microwave cavity. A recess is machined inside the cavity wall for the placement of devices and gate lines. We validate this design using a hybrid device based on an InAs-Al nanowire Josephson junction. The coupling between the device and the cavity is facilitated by a long superconducting strip, the antenna. The Josephson junction and the antenna together form a gatemon qubit. We further demonstrate the gate-tunable cavity shift and two-tone qubit spectroscopy. This technique could be used to probe various quantum devices and materials in a 3D circuit QED architecture that requires dc gate voltages.

© 2024 American Physical Society. (60 refs.)




关于我们
下载视频观看
联系方式
通信地址

北京市海淀区清华东路甲35号(林大北路中段) 北京912信箱 (100083)

电话

010-82304210/010-82305052(传真)

E-mail

semi@semi.ac.cn

交通地图
版权所有 中国科学院半导体研究所

备案号:京ICP备05085259-1号 京公网安备110402500052 中国科学院半导体所声明