A Model of Dual Fabry-Perot Etalon-Based External-Cavity Tunable Laser Us...
Internal motion within pulsating pure-quartic soliton molecules in a fibe...
Enhanced light emission of germanium light-emitting-diode on 150 mm germa...
The Fabrication of GaN Nanostructures Using Cost-Effective Methods for Ap...
Negative-to-Positive Tunnel Magnetoresistance in van der Waals Fe3GeTe2/C...
Quantum Light Source Based on Semiconductor Quantum Dots: A Review
A High-Reliability RF MEMS Metal-Contact Switch Based on Al-Sc Alloy
Development of a Mode-Locked Fiber Laser Utilizing a Niobium Diselenide S...
Development of Multiple Fano-Resonance-Based All-Dielectric Metastructure...
Traffic Vibration Signal Analysis of DAS Fiber Optic Cables with Differen...
官方微信
友情链接

Optimization and hardware implementation of noise reduction algorithm for low-power audio chip

2022-02-07

 

Author(s): Wang, A (Wang, Ang); Yu, LN (Yu, Lina); Lan, YY (Lan, Yuyan); Zhou, WX (Zhou, Weixin); Xiao, WA (Xiao, Wan'ang)

Source: CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE Article Number: e6850 DOI: 10.1002/cpe.6850 Early Access Date: JAN 2022

Abstract: In order to improve the voice quality and decrease the power consumption of the audio electronic products, the noise reduction algorithm and its low-power hardware implementation are studied. Several types of common noise reduction algorithms are analyzed and simulated, and the log-minimum mean square error algorithm with statistical-model-based voice activity detection noise estimator is selected, which can achieve best signal-to-noise ratio improvement of 5.56 dB. The ability of the algorithm to track nonstationary noise is analyzed, and the failure of noise reduction caused by an extreme situation is prevented, and the amount of calculation is reduced by multiplex at the algorithm level. In hardware implementation, look-up tables are used to implement special operations. High-significant-bits search is used to simplify the look-up table to reduce power consumption, and the speed of the search circuit is optimized by parallel design. The exponential integral and exponential operation are combined as one operation with lower precision requirements, leading to lower power consumption. The design presented in this article passed FPGA verification and taped out with a digital hearing aids chip on SMIC 0.13 mu m process. The area and the power consumption of the noise reduction module is 0.206 mm(2) and 15.3 mu W, respectively, which makes the design suitable for low-power audio chip applications.

Accession Number: WOS:000744750200001

Author Identifiers:

Author Web of Science ResearcherID ORCID Number

xiao, wan ang 0000-0001-7990-9855

ISSN: 1532-0626

eISSN: 1532-0634

Full Text: https://onlinelibrary.wiley.com/doi/10.1002/cpe.6850



关于我们
下载视频观看
联系方式
通信地址

北京市海淀区清华东路甲35号(林大北路中段) 北京912信箱 (100083)

电话

010-82304210/010-82305052(传真)

E-mail

semi@semi.ac.cn

交通地图
版权所有 中国科学院半导体研究所

备案号:京ICP备05085259-1号 京公网安备110402500052 中国科学院半导体所声明